11 beste Stellen als verification engineer (m/f/d) in perlach – aktuell auf Personalsuche

Principal Digital IP Verification Engineer (f/m/d)
NXP Semiconductors —München
- Vollzeit
- Informatik
- Master
- Bachelor
Analog Layout Automation Engineer (f/m/d)
Apple —München
- Aufstiegsmöglichkeiten
Sr Account Executive
Cadence Design Systems —München
- Vollzeit
- Hybrides Arbeiten
- Master
- Bachelor
- Ohne Hochschulabschluss
Senior Mechanical Engineer - Solar Arrays (f/m/d)
Dcubed —Germering
- Hybrides Arbeiten
- Master
- Bachelor
6 Tage
Analog Electronics Design Engineer (f/m/d)
OHB System AG —München
- Master
- Elektrotechnik
- Flexible Arbeitszeiten
14 Tage
Working Student (m/f/d) Computer Vision & Deep Learning
Giesecke+Devrient —München
- Teilzeit
- Informatik
- Master
- Bachelor
- Flexible Arbeitszeiten
Senior Avionics Hardware Engineer (m/f/d)
Isar Aerospace SE —München
- Master
- Bachelor
Direkt bewerben
Digital Verification Engineer (m/f/d)
Inova Semiconductors GmbH —München
- Vollzeit
- Informatik
- Master
- C++
- Homeoffice-Möglichkeit
Direkt bewerben
Senior Embedded Software Engineer – EO/IR Gimbal Systems (m/f/d)
Quantum-Systems GmbH —Gilching
- Vollzeit
- Informatik
- Master
- Bachelor
- Homeoffice-Möglichkeit
- Flexible Arbeitszeiten
Direkt bewerben
Director, Team Lead, Computational Pathology Products (m/f/d)
AstraZeneca —München
- Doktorat
6 Std.
Director, Team Lead, Software Engineering for Computational Pathology (m/f/d)
AstraZeneca —München
- Kommunikationsfähigkeit
6 Std.

More jobs to discover

Find similar jobs that you might be interested in.

Analog Layout Automation Engineer (f/m/d)
Apple —München
Familiarity with failure-prone circuit/layout structures, analog and DFM best practices, and the ability to diagnose and resolve layout-related issues.
Staff Engineer AMS Implementation (f/m/div)
Infineon Technologies AG —München
Communicate and collaborate with our international analog design automation team to guarantee the success of all the above activities.

Ich möchte aktuelle Job-E-Mails für Stellen als verification engineer (m/f/d) in perlach erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

verification engineer (m/f/d) jobs near perlach

Jobs als Senior Account Executive in München

Jobs als Senior Hardware Engineer in München

Jobs als Verification Engineer in München

Jobs als Analog Layout Designer in München

Jobs als Ingenieur in München

Jobs als Software Engineer in Berlin

Jobs als Founding Engineer in Berlin

Jobs als Deep Learning Engineer in Jülich

Jobs als Deep Learning Engineer in Karlsruhe

Jobs als Deep Learning Engineer in Nürnberg

Jobs als Ai Engineer in München

Jobs als Senior Account Executive in Frankfurt Am Main

Jobs als Senior Account Executive in Düsseldorf

Jobs als Executive Assistant English in Berlin

Jobs als Senior Account Executive in Berlin

Jobs als Senior Mechanical Engineer in Gilching

Jobs als System Engineer in München

Jobs als Electronics Engineer in Siegen

Jobs als Electronics Engineer in Trier

Jobs als Electronics Engineer in Frankfurt Am Main

Principal Digital IP Verification Engineer (f/m/d)

NXP Semiconductors -
München

Jetzt bewerben

Details zur Stelle

Vollzeit

Qualifikationen

Informatik
Master
Bachelor
Elektrotechnik
Kommunikationsfähigkeit

Vollständige Stellenbeschreibung

Business Line Description

The MCU/MPU Engineering Digital IP team defines and develops components for a wide range of products, including automotive microprocessors, application processors, microcontrollers, and networking solutions.The Munich Digital IP team focuses on the development of interface components, DSP subsystems, next-generation AI/ML cores, and RISC-V-based IP. This position is intended to strengthen the Munich team with experienced verification engineers working across multiple digital IP and subsystem domains.

Key Responsibilities

Perform pre-silicon verification of AI/ML processing blocks, RISC-V processors, or similar digital IPs.
Define and develop comprehensive IP verification plans based on requirements such as industry standards, product requirements, architecture, and design specifications.
Collaborate closely with hardware, firmware, and software teams, as well as architecture and system engineering teams, to understand IP functionality and system-level use cases.
Execute verification plans in alignment with product specifications to ensure high-quality, zero-defect IP delivery.
Architect, develop, debug, and maintain UVM-based verification environments for RTL simulation.
Develop testcases within appropriate verification frameworks, including stimulus generation and assertion-based verification.
Run simulations across multiple abstraction levels (RTL, power-aware RTL, gate-level, FPGA, and emulation platforms).
Execute regressions, analyze results, and drive closure of functional and code coverage.
Identify issues, debug failures, and contribute to continuous improvement of verification methodologies and flows.

Qualifications

Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
Minimum 10 years of experience in IP or subsystem verification.
Solid understanding of microprocessor architecture, interconnects, and cache coherency mechanisms.
Hands-on experience with CPU verification (proprietary cores, RISC-V, or AI/ML accelerators).
Experience in using AI-based tools to enhance development and verification efficiency.
Strong experience in testbench development using UVM for IP, subsystems, or SoC-level verification.
Experience with AMBA protocols (AHB, AXI, ACE, CHI) and memory systems (ROM, RAM, Flash, DDR/LPDDR).
Advanced knowledge of Verilog, SystemVerilog, and C/C++.
Proficiency in scripting languages such as Python, Perl, TCL, or Shell.
Strong understanding of metric-driven verification, including functional and code coverage.
Experience with directed and constrained-random verification methodologies.
Working knowledge of formal verification techniques and assertion-based verification.
Experience debugging designs in both pre-silicon (simulation/emulation) and post-silicon environments.
Strong analytical and problem-solving skills.
Excellent written and verbal communication skills in English.
Basic conversational German is a plus.

Please note: The successful candidate may/will be responsible for security related tasks. The assignment may/will be in scope of security certifications, therefore a conscious and reliable way of working is necessary .

More information about NXP in Germany...

#LI-3da9

Jetzt bewerben

Erweiterte Suche

verification engineer (m/f/d) Jobs in perlach

Principal Digital IP Verification Engineer (f/m/d)

Analog Layout Automation Engineer (f/m/d)

Sr Account Executive

Senior Mechanical Engineer - Solar Arrays (f/m/d)

Analog Electronics Design Engineer (f/m/d)

Working Student (m/f/d) Computer Vision & Deep Learning

Senior Avionics Hardware Engineer (m/f/d)

Digital Verification Engineer (m/f/d)

Senior Embedded Software Engineer – EO/IR Gimbal Systems (m/f/d)

Director, Team Lead, Computational Pathology Products (m/f/d)

Director, Team Lead, Software Engineering for Computational Pathology (m/f/d)

More jobs to discover

Ich möchte aktuelle Job-E-Mails für Stellen als verification engineer (m/f/d) in perlach erhalten

Related Searches

Weitere Job-Standorte erkunden

Business Line Description

Key Responsibilities

Qualifications

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt