4 beste Stellen als client coverage in frankfurt am main – aktuell auf Personalsuche

Senior Formal Verification Engineer
TechBiz Global GmbH —Frankfurt am Main
- Vollzeit
- Homeoffice
- Doktorat
- Master
- Bachelor
Direkt bewerben
Risk, Credit Risk, Workout & Restructuring, Vice President, Frankfurt
Goldman Sachs —Frankfurt am Main
- Vollzeit
- Finanzwirtschaft
- Master
- Führungserfahrung
- Reisekostenerstattung
- Employee Assistance Program
Analyst, Insurance, Frankfurt (German speaking)
Fitch Ratings —Frankfurt am Main
Software Engineering Team Lead
Bloomberg —Frankfurt am Main
- Führungserfahrung
10 Tage

More jobs to discover

Find similar jobs that you might be interested in.

Risk, Credit Risk, Workout & Restructuring, Vice President, Frankfurt
Goldman Sachs —Frankfurt am Main
Conduct in depth credit analysis including review of industry fundamentals, cashflows, qualitative factors and likelihood of default and formulate/recommend…
Risk, Credit Risk – Corporates, Analyst/Associate, Frankfurt
Goldman Sachs —Frankfurt am Main
Minimum of 3 years of credit risk management experience, with a background in corporate credit risk. The Risk division is responsible for credit, market and…

Ich möchte aktuelle Job-E-Mails für Stellen als client coverage in frankfurt am main erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

client coverage jobs near frankfurt am main

Jobs als Vice President in Frankfurt Am Main

Jobs als Verification Engineer in München

Jobs als Verification Engineer in Mannheim

Jobs als Devsecops Engineer in Berlin

Jobs als Compiler Engineer in München

Jobs als Verification Engineer in Berlin

Jobs als Research Software Engineer in Berlin

Jobs als Software Developer Remote in Berlin

Jobs als Software Engineer in Heilbronn

Jobs als Embedded Software Entwickler in Paderborn

Jobs als Vice President Quality Management in Bayern

Jobs als Vice President in Starnberg

Jobs als Vice President in Remagen

Jobs als Vice President Strategy in München

Jobs als Vice President in Hockenheim

Jobs als Geschäftsführer, Vice President, Real Estate in Berlin

Jobs als Clinical Research Associate, Study Nurse in Home Office

Jobs als Credit Risk Model Development in Frankfurt Am Main

Jobs als Associate in Düsseldorf

Jobs als Grocery Associate in Berlin

Senior Formal Verification Engineer

TechBiz Global GmbH
Frankfurt am Main

Direkt bewerben

Details zur Stelle

Vollzeit

Qualifikationen

Doktorat
Master
Bachelor
Computertechnik
Elektrotechnik
Design Patterns

Vollständige Stellenbeschreibung

At TechBiz Global, we are providing recruitment service to our TOP clients from our portfolio. We are currently seeking a Senior Formal Verification (FV) Engineer to join one of our clients' teams.

Reporting directly to the Vector Unit Verification Lead, this is a highly technical Individual Contributor (IC) role. In this position, you will be the dedicated formal expert for the VU team, responsible for designing scalable formal testbenches, writing mathematical properties, and ensuring the absolute algorithmic and architectural integrity of our vector pipeline. You will work side-by-side with VU microarchitects to hunt down deep corner-case bugs and achieve formal sign-off on high-complexity arithmetic and execution blocks.

Key Responsibilities

Block-Level Execution & Convergence Engineering (90%)

End-to-End Testbench Ownership: Design, deploy, and maintain robust formal verification environments for complex Vector Unit sub-blocks (e.g., Vector Execution Pipelines, Vector Register File/Rename interfaces, and Vector Floating-Point Units).
Datapath & Arithmetic Verification: Implement advanced word-level modeling, bit-blasting, and algebraic rewriting strategies to verify complex IEEE-754 floating-point and integer vector arithmetic units.
Proof Convergence Management: Independently diagnose and resolve proof-convergence failures, over-constraints, and state-space explosions using advanced reduction techniques (e.g., case-splitting, black-boxing, and abstraction modeling).
RISC-V Vector Compliance: Develop formal environments to mathematically prove that the VU pipeline strictly complies with the RISC-V Vector (V) Extension specification.
Simulation Partnership: Collaborate closely with VU simulation engineers to define a razor-sharp boundary between simulation and formal verification, ensuring maximum bug-hunting efficiency and zero coverage gaps.

Embedded Mentorship & Best Practices (10%)

Formal-Friendly Design: Partner with VU microarchitects during early-stage RTL development to drive formal-friendly coding styles and structural design patterns.
SVA Propagation: Review and refine SystemVerilog Assertions (SVA) written by design and simulation peers, establishing best practices for block-level assertions within the VU team.

Education: B.S./M.S. in Computer Engineering, Electrical Engineering, or Computer Science with practical industry execution; or a Ph.D. with a research focus on formal methods or computer arithmetic.
Experience: 5+ years of production-grade hardware verification experience (or Ph.D. + 1–3 years) with a strong, proven track record of applying formal verification to CPU, GPU, or DSP execution pipelines.
Collaboration Style: A self-driven engineer who enjoys deep mathematical puzzles, collaborates seamlessly within a localized block-level team, and can translate complex proof counter-examples into actionable bugs for designers.
Datapath Validation Focus: Strong specialization in arithmetic formal verification, algebraic rewriting, and word-level modeling. Familiarity with control-path formal techniques (liveness, safety properties) is highly welcome.
Vector Microarchitecture: Good working knowledge of high-width execution pipelines, vector execution units, or floating-point/integer arithmetic hardware. Experience with Out-of-Order execution mechanics is a plus.
Formal Tools: Proficient command of commercial EDA formal tools (e.g., Cadence JasperGold/DPV, Synopsys VC Formal, Siemens OneSpin) and their specialized mathematical/datapath apps.
Languages: Native fluency in SystemVerilog and SystemVerilog Assertions (SVA). Scripting proficiency (Python, Tcl, or Bash) for testbench automation.

Nice to Have

RISC-V Core Verification.
RISC-V Ecosystem: Familiarity with the RISC-V Architecture, specifically the Vector (V) and Floating-Point (F/D) extension ecosystems.
Emulation platforms (Veloce, ZeBu).
Core/Bus interface protocols (e.g., AXI/CHI).

Direkt bewerben

Erweiterte Suche

client coverage Jobs in frankfurt am main

Senior Formal Verification Engineer

Risk, Credit Risk, Workout & Restructuring, Vice President, Frankfurt

Analyst, Insurance, Frankfurt (German speaking)

Software Engineering Team Lead

More jobs to discover

Ich möchte aktuelle Job-E-Mails für Stellen als client coverage in frankfurt am main erhalten

Related Searches

Weitere Job-Standorte erkunden

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt