1 beste Stelle als verification engineer (m/f/d) in münchen, by – aktuell auf Personalsuche

Principal Digital IP Design Engineer (f/m/d)
NXP Semiconductors —München
- Vollzeit
- Informatik
- Master
- Bachelor

Related jobs to explore

Based on your search for verification engineer (m/f/d)

Manufacturing Quality Engineer (f/m/d)
Beckman Coulter Diagnostics —München
At Beckman Coulter, our vision is to relentlessly reimagine healthcare, one diagnosis at a time. Lead non-conformance investigation for internal and customer…
Mechanical Design Engineer im Produktions- und Vorrichtungsbau (all genders)
Accenture —München
Du stimmst dich eng mit Manufacturing Engineers ab, leitest aus ihren Anforderungen technische Konzepte ab und erstellst Spezifikationen für nationale und…

Ich möchte aktuelle Job-E-Mails für Stellen als verification engineer (m/f/d) in münchen, by erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

verification engineer (m/f/d) jobs near münchen, by

Jobs als Digital Designer in München

Jobs als Digital Designer in Home Office

Jobs als Digital Designer in Berlin

Jobs als Digital Designer in Frankfurt Am Main

Jobs als Digital Project Manager in Berlin

Principal Digital IP Design Engineer (f/m/d)

NXP Semiconductors -
München

Jetzt bewerben

Details zur Stelle

Vollzeit

Qualifikationen

Informatik
Master
Bachelor
Elektrotechnik
Kommunikationsfähigkeit

Vollständige Stellenbeschreibung

Business Line Description:

Advanced Chip Engineering Digital IP team defines and develops components for a wide range of products, including automotive microprocessors, application processors, micro-controllers, and networking. The Munich Digital IP team develops interface components, DSP subsystems, next generation AI/ML core and RISCV IPs.

Key Responsibilities:

Develop and implement digital IP and logic designs for complex Mixed-Signal System-on-Chips (SoCs), adhering to architectural specifications and performance requirements.
Collaborate closely with hardware and software teams, as well as architecture and system engineering teams, to understand IP functionality and system-level use cases to define features, interfaces and integrate digital blocks.
Develop high-quality, area-optimal, low-power RTL design using industry-standard hardware description languages (Verilog/SystemVerilog)
Complete design quality checks such as Lint, CDC/RDC, etc. using industry-standard tools.
Conduct IP-level design verification activities, including basic testbench development, simulation and debugging to ensure functional correctness.
Complete IP synthesis and basic timing analysis to meet timing, area and power targets.
Ensure IP design implementation is done according to design for testability (DFT) requirements.
Generate comprehensive design documentation and participate in design reviews.
Troubleshoot and resolve design issues throughout the development lifecycle.
Stay updated with the latest industry trends, tools, and methodologies in digital design.

Qualification:

Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
Minimum 10 years of experience in IP or subsystem design.
Solid understanding of microprocessor architecture, interconnects, and cache coherency mechanisms.
Hands-on experience with CPU design (proprietary cores, RISC-V, or AI/ML accelerators).
Experience in using AI-based tools to enhance development and design efficiency.
Experience with AMBA protocols (AHB, AXI, ACE, CHI) and memory systems (ROM, RAM, Flash, DDR/LPDDR).
Advanced knowledge of Verilog, SystemVerilog, and C/C++.
Proficiency in scripting languages such as Python, Perl, TCL, or Shell.
Experience in debugging designs in both pre-silicon (simulation/emulation/FPGA) and post-silicon environments.
Strong analytical and problem-solving skills.
Excellent written and verbal communication skills in English.
Basic conversational German is a plus.

Please note: The successful candidate may/will be responsible for security related tasks. The assignment may/will be in scope of security certifications, therefore a conscious and reliable way of working is necessary .

More information about NXP in Germany...

#LI-3da9

Jetzt bewerben

Erweiterte Suche

verification engineer (m/f/d) Jobs in münchen, by

Principal Digital IP Design Engineer (f/m/d)

Related jobs to explore

Ich möchte aktuelle Job-E-Mails für Stellen als verification engineer (m/f/d) in münchen, by erhalten

Related Searches

Weitere Job-Standorte erkunden

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt