2 beste Stellen als quality engineers (m/f/d) in stuttgart – aktuell auf Personalsuche

Senior ASIC Design Engineer DfT (m/f/d)
Advantest —Böblingen
- Informatik
- Elektrotechnik
Project Manager ASIC Design (m/f/d)
Advantest —Böblingen
- Englisch
- Elektrotechnik
- Kommunikationsfähigkeit

Related jobs to explore

Based on your search for quality engineers (m/f/d)

Hardware and Software Engineer FPGA / HPC-Real-Time Simulation / Compiler Building (f/m/d)
DIgSILENT GmbH —Gomaringen
Hardware and Software Engineer FPGA / HPC-Real-Time Simulation / Compiler Building (f/m/d). Attractive remuneration including annual bonus payments and company…
Direkt bewerben
DATA ENGINEER (M/F/D)
AI.Associates GmbH —Stuttgart
Design and development of Kubernetes-based infrastructures. Creation of Docker Images and scripts for deployment. Experienced in working with Docker.

Ich möchte aktuelle Job-E-Mails für Stellen als quality engineers (m/f/d) in stuttgart erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

quality engineers (m/f/d) jobs near stuttgart

Jobs als Junior Designer in München

Jobs als Project Assistant in Hamburg

Jobs als Senior Communications Manager in Berlin

Jobs als Senior Design Engineer in Mannheim

Senior ASIC Design Engineer DfT (m/f/d)

Advantest -
Böblingen

Jetzt bewerben

Details zur Stelle

Qualifikationen

Informatik
Verilog
Physik
Elektrotechnik

Vollständige Stellenbeschreibung

Join a global, highly skilled engineering team at the heart of Advantest's cutting edge IC test solutions. As a Digital ASIC Design Engineer, you will help create the key technologies that enable the next generation of semiconductor testing.
You will work on complex mixed signal ASICs used in Advantest's industry leading testers, taking digital modules and subsystems from first concept all the way to silicon in the final system, giving you true end to end ownership.
In this role, you will collaborate closely with system architects and design engineers. You will have a focus on generating test structures and memory BIST into existing circuity of IP blocks and the chip top level. You will use tools for pattern generation, keep power consumption under control, solve challenging technical problems, and deliver high quality results on schedule and at scale.

Job Duties & Responsibilities

Requirements gathering and elicitation for IP
Architecture development for CMOS IP designs
Design and RTL coding of digital and full-custom modules
Verification on module and chip level including test plan/cases generation.
Design for Test in existing IP and chip top level, implementation of memory BIST
Support for floor-planning and physical design
Test pattern generation
Collaboration with other functions

Requirements:

BS in Electrical Engineering/Physics/Computer Science or equivalent with over
5 years' experience in Design for Test and BIST
Knowledge of digital, mixed signal, RF and power device test methodologies
Experience in Register Transfer Level (RTL) coding (Verilog and System Verilog)
Experience with standard simulation tools for digital designs
Ability to work in a fast paced, project oriented, team environment.
Positive attitude and excellent communication skills are a must.

Jetzt bewerben

Erweiterte Suche

quality engineers (m/f/d) Jobs in stuttgart

Senior ASIC Design Engineer DfT (m/f/d)

Project Manager ASIC Design (m/f/d)

Related jobs to explore

Ich möchte aktuelle Job-E-Mails für Stellen als quality engineers (m/f/d) in stuttgart erhalten

Related Searches

Weitere Job-Standorte erkunden

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt