7 beste Stellen als lead engineering platform in hamburg, hh – aktuell auf Personalsuche

Senior Formal Verification Engineer
TechBiz Global GmbH —Hamburg
- Vollzeit
- Homeoffice
- Doktorat
- Master
- Bachelor
Direkt bewerben
7 Tage
SAP Consultant - QM/MM (m/f/d)
Helm AG —Hamburg
- Wirtschaft
Senior Software Engineer, Windows/Desktop Applications - Hamburg, Germany
Speechify —Hamburg
- 30.000 € – 120.000 € pro Jahr
- Homeoffice
- Doktorat
- Windows
- C++
2 Tage
IT Architect / Solution Architect - Cloud & Hybrid (w|m|d)
BridgingIT GmbH —Hamburg
- 55.000 € – 95.000 € pro Jahr
- Vollzeit
- Azure
- DevOps
- AWS
- Weiterbildungsprogramme
- Flexible Arbeitszeiten
Direkt bewerben
Junior Account Executive – DACH | Hamburg (m/f/d)
Quinyx —Hamburg
- Hybrides Arbeiten
- Vertrieb
- Mitgliedschaft im Fitnessstudio
- Flexible Arbeitszeiten
Direkt bewerben
Data Strategy Consultant
Fusion Consulting —Hamburg
- Vollzeit
- Hybrides Arbeiten
- Master
- Künstliche Intelligenz
- Wirtschaft
Direkt bewerben
3 Std.
Principal Information Security Manager
Staffbase —Hamburg
- Homeoffice
Direkt bewerben
2 Tage

Related jobs to explore

Based on your search for lead engineering platform

DevOps Generalist - 100% Remote (m/f/d)
Digistore24 —Hamburg
Agentic engineering: you're familiar with AI coding tools like Claude Code or OpenAI Codex. You use AI-assisted tooling to move faster, and you help create AI-…
60.000 € – 80.000 € pro Jahr
Test Engineer for Aircraft Connectivity (m-f-d)
Safran —Hamburg
Maintain and develop production and test tools as part of our aeronautical hardware platform. Company : Safran Engineering Services Job field : Testing Location…

Ich möchte aktuelle Job-E-Mails für Stellen als lead engineering platform in hamburg, hh erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

lead engineering platform jobs near hamburg, hh

Jobs als Information Security Manager in Hamburg

Jobs als SAP Consultant in Hamburg

Jobs als Verification Engineer in Hamburg

Jobs als Senior Software Engineer in Hamburg

Jobs als Security Mitarbeiter, Geldtransport in Aachen

Jobs als Werkstudent It Security in Frankfurt Am Main

Jobs als Information Security Manager in Berlin

Jobs als Information Security Manager in Frankfurt Am Main

Jobs als Duales Studium It Security in Frankfurt Am Main

Jobs als Junior Account Executive in München

Jobs als Junior in Düsseldorf

Jobs als Junior Account Executive in Berlin

Jobs als Junior Immobilien in München

Jobs als Junior Produkt Manager in Hamburg

Jobs als Sap Consultant in Rhein Main Gebiet

Jobs als Sap Consultant in Warendorf

Jobs als Sap Abap in Hamburg

Jobs als Werkstudent Sap in Karlsruhe

Jobs als Sap Consultant in Neu Ulm

Jobs als Sap Consultant in Dortmund

Senior Formal Verification Engineer

TechBiz Global GmbH
Hamburg

Direkt bewerben

Details zur Stelle

Vollzeit
vor 7 Tagen

Qualifikationen

Doktorat
Master
Bash
Bachelor
Computertechnik
Scripting
Elektrotechnik
Python
Design Patterns

Vollständige Stellenbeschreibung

At TechBiz Global, we are providing recruitment service to our TOP clients from our portfolio. We are currently seeking a Senior Formal Verification (FV) Engineer to join one of our clients' teams.

Reporting directly to the Vector Unit Verification Lead, this is a highly technical Individual Contributor (IC) role. In this position, you will be the dedicated formal expert for the VU team, responsible for designing scalable formal testbenches, writing mathematical properties, and ensuring the absolute algorithmic and architectural integrity of our vector pipeline. You will work side-by-side with VU microarchitects to hunt down deep corner-case bugs and achieve formal sign-off on high-complexity arithmetic and execution blocks.

Key Responsibilities

Block-Level Execution & Convergence Engineering (90%)

End-to-End Testbench Ownership: Design, deploy, and maintain robust formal verification environments for complex Vector Unit sub-blocks (e.g., Vector Execution Pipelines, Vector Register File/Rename interfaces, and Vector Floating-Point Units).
Datapath & Arithmetic Verification: Implement advanced word-level modeling, bit-blasting, and algebraic rewriting strategies to verify complex IEEE-754 floating-point and integer vector arithmetic units.
Proof Convergence Management: Independently diagnose and resolve proof-convergence failures, over-constraints, and state-space explosions using advanced reduction techniques (e.g., case-splitting, black-boxing, and abstraction modeling).
RISC-V Vector Compliance: Develop formal environments to mathematically prove that the VU pipeline strictly complies with the RISC-V Vector (V) Extension specification.
Simulation Partnership: Collaborate closely with VU simulation engineers to define a razor-sharp boundary between simulation and formal verification, ensuring maximum bug-hunting efficiency and zero coverage gaps.

Embedded Mentorship & Best Practices (10%)

Formal-Friendly Design: Partner with VU microarchitects during early-stage RTL development to drive formal-friendly coding styles and structural design patterns.
SVA Propagation: Review and refine SystemVerilog Assertions (SVA) written by design and simulation peers, establishing best practices for block-level assertions within the VU team.

Education: B.S./M.S. in Computer Engineering, Electrical Engineering, or Computer Science with practical industry execution; or a Ph.D. with a research focus on formal methods or computer arithmetic.
Experience: 5+ years of production-grade hardware verification experience (or Ph.D. + 1–3 years) with a strong, proven track record of applying formal verification to CPU, GPU, or DSP execution pipelines.
Collaboration Style: A self-driven engineer who enjoys deep mathematical puzzles, collaborates seamlessly within a localized block-level team, and can translate complex proof counter-examples into actionable bugs for designers.
Datapath Validation Focus: Strong specialization in arithmetic formal verification, algebraic rewriting, and word-level modeling. Familiarity with control-path formal techniques (liveness, safety properties) is highly welcome.
Vector Microarchitecture: Good working knowledge of high-width execution pipelines, vector execution units, or floating-point/integer arithmetic hardware. Experience with Out-of-Order execution mechanics is a plus.
Formal Tools: Proficient command of commercial EDA formal tools (e.g., Cadence JasperGold/DPV, Synopsys VC Formal, Siemens OneSpin) and their specialized mathematical/datapath apps.
Languages: Native fluency in SystemVerilog and SystemVerilog Assertions (SVA). Scripting proficiency (Python, Tcl, or Bash) for testbench automation.

Nice to Have

RISC-V Core Verification.
RISC-V Ecosystem: Familiarity with the RISC-V Architecture, specifically the Vector (V) and Floating-Point (F/D) extension ecosystems.
Emulation platforms (Veloce, ZeBu).
Core/Bus interface protocols (e.g., AXI/CHI).

Direkt bewerben

Erweiterte Suche

lead engineering platform Jobs in hamburg, hh

Senior Formal Verification Engineer

SAP Consultant - QM/MM (m/f/d)

Senior Software Engineer, Windows/Desktop Applications - Hamburg, Germany

IT Architect / Solution Architect - Cloud & Hybrid (w|m|d)

Junior Account Executive – DACH | Hamburg (m/f/d)

Data Strategy Consultant

Principal Information Security Manager

Related jobs to explore

Ich möchte aktuelle Job-E-Mails für Stellen als lead engineering platform in hamburg, hh erhalten

Related Searches

Weitere Job-Standorte erkunden

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt