Sr. Engineer, Layout Design
SiTime Corporation —München
- Vollzeit
- Ohne Hochschulabschluss
Direkt bewerben
Sr. Engineer, Analog Mixed-Signal Design
SiTime Corporation —München
- Vollzeit
- Doktorat
- Master
- Elektrotechnik
Direkt bewerben
(Senior) Engineer, UHF Payload Systems, IRIS2
SES —München
- Doktorat
- Master
- Mit Reiseanteil
Spacecraft Electronics Engineer
Spire Global —München
- Vollzeit
- Employee Assistance Program
- Mitgliedschaft im Fitnessstudio
Senior Hardware Engineer
SKD SE —München
- Vollzeit
- Master
- Bachelor
- Elektrotechnik
Team Lead Airborne Electronics (all genders)
VÆRIDION —München
- 105.000 € – 120.000 € pro Jahr
- Vollzeit
- Master
- Bachelor
- Elektrotechnik
Direkt bewerben
Senior RF Engineer II
CesiumAstro —München
- Vollzeit
- Bachelor
- Elektrotechnik
- Kommunikationsfähigkeit
(Senior) Project Engineer Instruments – Development Projects
Brainlab —München
- Vollzeit
- Hybrides Arbeiten
- Kommunikationsfähigkeit
- Flexible Arbeitszeiten
Direkt bewerben
Firmware Engineer
planqc —Garching bei München
- Vollzeit
- Elektrotechnik
- Flexible Arbeitszeiten
Direkt bewerben
Senior Electronics Design Engineer (m/f/d)
Quantum-Systems GmbH —München
- Vollzeit
- Master
- Bachelor
- Elektrotechnik
Direkt bewerben
Account Executive - Enterprise Sales - New Business
New Relic —München
- Bachelor
- Ohne Hochschulabschluss
Systems Architect - Electronic Warfare
Helsing —München
- Elektrotechnik
- Mitgliedschaft im Fitnessstudio
Direkt bewerben

More jobs to discover

Find similar jobs that you might be interested in.

Sr. Engineer, Analog Mixed-Signal Design
SiTime Corporation —München
Design analog and mixed-signal circuits meeting architectural requirements and technical specifications. Proficient in using Cadence analog design tools.
Direkt bewerben
Sr RF/Analog IC Design Engineer (m/f/d)
Qorvo —München
3+ years of related experience or an equivalent amount of advanced education and expereince in RF/analog IC design, mixed-signal circuit design, or related…
2 Tage

Ich möchte aktuelle Job-E-Mails für Stellen als digital verification engineer in perlach erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

digital verification engineer jobs near perlach

Jobs als Engineering Team Leader in München

Jobs als Senior Design Engineer in München

Jobs als Enterprise Account Executive in München

Jobs als Senior Project Engineer in München

Jobs als Senior System Engineer in München

Jobs als Senior Hardware Engineer in München

Jobs als Systems Architect in München

Jobs als Engineering Team Leader in Nürnberg

Jobs als Engineering Team Leader in Hannover

Jobs als Chemical Engineering in München

Jobs als Computational Engineering in München

Jobs als Engineering Team Leader in Taufkirchen

Jobs als Biomedical Engineering in Nordrhein Westfalen

Jobs als Engineering Team Leader in Frankfurt Am Main

Jobs als Grafik Design in Saarland

Jobs als Grafik Design in Regensburg

Jobs als Enterprise Account Executive in Hamburg

Jobs als Enterprise Account Executive in Frankfurt Am Main

Jobs als Graphic Designer in München

Jobs als Engineering Designer in Berlin

Sr. Engineer, Layout Design

SiTime Corporation -
München

Direkt bewerben

Details zur Stelle

Vollzeit

Vollständige Stellenbeschreibung

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Job Summary

The Sr. Layout Design Engineer will lead top-level chip-planning and perform block-level custom layouts for CMOS and BiCMOS circuits. The Sr. Layout Design Engineer will review, and coordinate work content performed by offshore layout designers. Train junior layout engineers and offshore layout contractors. Contribute to developing standard layout methodologies across sites. Contribute to build process and procedures to achieve high layout quality

Responsibilities:

Requires remote interfacing with local and global design and layout teams in multiple design centers across different time zones
Lead Top-level chip-planning and perform functional-block-level, block-level, sub-block level, leaf cell, standard cell custom layouts for CMOS and BiCMOScircuits
Perform schematic-driven layout and design constraints
Design die-area efficient layouts according to circuit designer requirements
Perform block or top-level layout designs
Perform floor-planning, power line planning, shielding, and device-matching layout
Verify layouts. Pass DRC, LVS, and ERC
Contribute to various chip-level routing and layout needs
Perform chip level integration, verifications, and tape-out
Support other projects as needed by management
Train junior layout engineers and offshore layout contractors
Contribute to developing common best practices and workflow across all sites
Contribute to build process and procedures to achieve high layout quality

Qualifications & Requirements:

BA/BS Degree in Layout Design or related field or equivalent experience
10 years’ experience with layout design for analog and full-custom digital blocks
Experience TSMC 180nm, 65nm, 22nm and UMC 55nm process technologies
Proficient in using layout editing tools in the Cadence Virtuoso design environment
Solid working knowledge of debugging DRC/LVS/ERC with Cadence PVS or Mentor Calibre
Conceptual understanding of layout topics such as parasitic, matching, crosstalk, transistor layout dependent effects, latch-up, IR drop, electro migration (EM), and deep N-well and NTNisolation
Strong capability of solving device matching, electro-migration, signal integrity and powerdistribution problems while meeting area constraints
Experience in chip-level floor planning and analog block integration
Experience chip level integration, verifications, and tape-out
Ability to use productivity-enhancing tools and design scripts to further automate tasks is alsodesirable
Must be able to lift, push, and pull up to 5 lbs

Desired Characteristics & Attributes:

Attention to detail, organized, accurate and can produce efficient layout techniques
Has a good track record of on time work delivery
Has a self-motivated, team player with good communication skills
Ability to work well with others in a fast-paced collaborative team environment

Compensation Range:

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

Innovation on Top – Philosophies of Innovation with Rajesh Vashist
Fabrication Knowledge – An Interview with Rajesh Vashist
SiTime Corporation – YouTube

#LI-ONSITE

Direkt bewerben

Erweiterte Suche

digital verification engineer Jobs in perlach

Sr. Engineer, Layout Design

Sr. Engineer, Analog Mixed-Signal Design

(Senior) Engineer, UHF Payload Systems, IRIS2

Spacecraft Electronics Engineer

Senior Hardware Engineer

Team Lead Airborne Electronics (all genders)

Senior RF Engineer II

(Senior) Project Engineer Instruments – Development Projects

Firmware Engineer

Senior Electronics Design Engineer (m/f/d)

Account Executive - Enterprise Sales - New Business

Systems Architect - Electronic Warfare

More jobs to discover

Ich möchte aktuelle Job-E-Mails für Stellen als digital verification engineer in perlach erhalten

Related Searches

Weitere Job-Standorte erkunden

About SiTime

Job Summary

Responsibilities:

Qualifications & Requirements:

Desired Characteristics & Attributes:

Compensation Range:

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt