5 beste Stellen als electrical engineer in aachen – aktuell auf Personalsuche

Senior Formal Verification Engineer
TechBiz Global GmbH —Aachen
- Vollzeit
- Homeoffice
- Doktorat
- Master
- Bachelor
Direkt bewerben
IP Verification Engineer
TechBiz Global GmbH —Aachen
- Vollzeit
- Homeoffice
- Bachelor
- Elektrotechnik
Direkt bewerben
Senior Traction control engineer
Team Tachyon e.V. —Aachen
- Master
- Elektrotechnik
Software developer (Web/Internet of Things)
Team Tachyon e.V. —Aachen
Research Assistant/Associate (f/m/d) PhD students for "Hybrid Powertrains" (TME 107_260500)
RWTH Aachen University —Aachen
- Vollzeit
- Doktorat
- Microsoft Office
- Master
9 Std.

Discover related jobs

Based on your search for electrical engineer jobs.

Master Thesis - Benchmarking and Transferability of Grid Foundation Models for Power Grid Analysis
Forschungszentrum Jülich GmbH —Jülich
Currently enrolled in a Master’s program in electrical engineering, energy systems, computer science, data science, applied mathematics, industrial engineering,…
Direkt bewerben
Thesis: Real-Time Spectroscopic Monitoring of Microvias Powering the AI Revolution
Laser Technology —Aachen
You will set up and align the optical arrangement. Then, you will design an evaluation circuit and program a FPGA based control scheme.

Ich möchte aktuelle Job-E-Mails für Stellen als electrical engineer in aachen erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

electrical engineer jobs near aachen

Jobs als Software Engineer in Aachen

Jobs als Research Associate in Aachen

Jobs als Industrial Engineer in Berlin

Jobs als Verification Engineer in Berlin

Jobs als Ai Engineer in Stuttgart

Jobs als Verification Engineer in München

Jobs als Verification Engineer in Hamburg

Jobs als Verification Engineer in Mannheim

Jobs als English Mechanical Engineer in Berlin

Jobs als Software Engineer Germany in Remote

Jobs als Senior Controls Engineer in Rüsselsheim

Jobs als Johnson Controls in Ratingen

Jobs als Software Engineer in Baden Württemberg

Jobs als Software Engineer in Salzburg

Jobs als Werkstudent Software in Aachen

Jobs als Software Engineer in München

Jobs als Software Engineer in Berlin Adlershof

Jobs als Research Associate in Köln

Jobs als Research Associate in Mainz

Jobs als Market Research in Nürnberg

Senior Formal Verification Engineer

TechBiz Global GmbH
Aachen

Direkt bewerben

Details zur Stelle

Vollzeit

Qualifikationen

Doktorat
Master
Bash
Bachelor
Computertechnik
Scripting
Elektrotechnik
Python
Design Patterns

Vollständige Stellenbeschreibung

At TechBiz Global, we are providing recruitment service to our TOP clients from our portfolio. We are currently seeking a Senior Formal Verification (FV) Engineer to join one of our clients' teams.

Reporting directly to the Vector Unit Verification Lead, this is a highly technical Individual Contributor (IC) role. In this position, you will be the dedicated formal expert for the VU team, responsible for designing scalable formal testbenches, writing mathematical properties, and ensuring the absolute algorithmic and architectural integrity of our vector pipeline. You will work side-by-side with VU microarchitects to hunt down deep corner-case bugs and achieve formal sign-off on high-complexity arithmetic and execution blocks.

Key Responsibilities

Block-Level Execution & Convergence Engineering (90%)

End-to-End Testbench Ownership: Design, deploy, and maintain robust formal verification environments for complex Vector Unit sub-blocks (e.g., Vector Execution Pipelines, Vector Register File/Rename interfaces, and Vector Floating-Point Units).
Datapath & Arithmetic Verification: Implement advanced word-level modeling, bit-blasting, and algebraic rewriting strategies to verify complex IEEE-754 floating-point and integer vector arithmetic units.
Proof Convergence Management: Independently diagnose and resolve proof-convergence failures, over-constraints, and state-space explosions using advanced reduction techniques (e.g., case-splitting, black-boxing, and abstraction modeling).
RISC-V Vector Compliance: Develop formal environments to mathematically prove that the VU pipeline strictly complies with the RISC-V Vector (V) Extension specification.
Simulation Partnership: Collaborate closely with VU simulation engineers to define a razor-sharp boundary between simulation and formal verification, ensuring maximum bug-hunting efficiency and zero coverage gaps.

Embedded Mentorship & Best Practices (10%)

Formal-Friendly Design: Partner with VU microarchitects during early-stage RTL development to drive formal-friendly coding styles and structural design patterns.
SVA Propagation: Review and refine SystemVerilog Assertions (SVA) written by design and simulation peers, establishing best practices for block-level assertions within the VU team.

Education: B.S./M.S. in Computer Engineering, Electrical Engineering, or Computer Science with practical industry execution; or a Ph.D. with a research focus on formal methods or computer arithmetic.
Experience: 5+ years of production-grade hardware verification experience (or Ph.D. + 1–3 years) with a strong, proven track record of applying formal verification to CPU, GPU, or DSP execution pipelines.
Collaboration Style: A self-driven engineer who enjoys deep mathematical puzzles, collaborates seamlessly within a localized block-level team, and can translate complex proof counter-examples into actionable bugs for designers.
Datapath Validation Focus: Strong specialization in arithmetic formal verification, algebraic rewriting, and word-level modeling. Familiarity with control-path formal techniques (liveness, safety properties) is highly welcome.
Vector Microarchitecture: Good working knowledge of high-width execution pipelines, vector execution units, or floating-point/integer arithmetic hardware. Experience with Out-of-Order execution mechanics is a plus.
Formal Tools: Proficient command of commercial EDA formal tools (e.g., Cadence JasperGold/DPV, Synopsys VC Formal, Siemens OneSpin) and their specialized mathematical/datapath apps.
Languages: Native fluency in SystemVerilog and SystemVerilog Assertions (SVA). Scripting proficiency (Python, Tcl, or Bash) for testbench automation.

Nice to Have

RISC-V Core Verification.
RISC-V Ecosystem: Familiarity with the RISC-V Architecture, specifically the Vector (V) and Floating-Point (F/D) extension ecosystems.
Emulation platforms (Veloce, ZeBu).
Core/Bus interface protocols (e.g., AXI/CHI).

Direkt bewerben

Erweiterte Suche

electrical engineer Jobs in aachen

Senior Formal Verification Engineer

IP Verification Engineer

Senior Traction control engineer

Software developer (Web/Internet of Things)

Research Assistant/Associate (f/m/d) PhD students for "Hybrid Powertrains" (TME 107_260500)

Discover related jobs

Ich möchte aktuelle Job-E-Mails für Stellen als electrical engineer in aachen erhalten

Related Searches

Weitere Job-Standorte erkunden

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt