Gehälter für die Stelle „Design Verification Engineer“ in Deutschland

Knowledge of semiconductor, ASIC, FPGA, or hardware verification workflows. Set up a Continuous Integration flow.

Experience with formal and dynamic verification. Experience in block level and sub-system or top level verification. Proficiency in SystemVerilog and UVM.

Excellent problem-solving and analytical skills, with the ability to troubleshoot and resolve complex physical design issues. Knowledge of the JIRA tool.

Build verification infrastructure for the block. Proficiency in developing verification environments from scratch.

vor 1 Tag

Clear communication across DV, design, and software teams; writes verification plans others can follow. Simulation Partnership: Collaborate closely with VU…

vor 1 Tag